Oh, yes... if I put an illegal instruction (CSRR t0, mstatus) into the `stvec` routine, it doesn't trigger. So either the STI interrupt is firing very fast and interrupting the interrupt routine (how?), or something else is happening, but I have no idea what.
3/2 (I mean it this time)