@darkling
You need to stop the source of the clock
interrupts, not just clear the sip bit. Typically
you'd need to increase the value of the clint's
mtimecmp register past the mtime register's
value. You could also turn off stie in the sie csr.