Login
You're viewing the y.diskcat.com public feed.
  • Nov 9, 2026, 9:27 PM
    espressif could still prove me wrong by releasing full MMU documentation that actually outlines everything rather than me having to infer everything from what little register documentation exists within their code itself (the TRM has nothing on this, and iirc even explicitly states that the chip doesn't support U-mode, which it does)
    💬 0🔄 0⭐ 0