@darkling @csepp The ARM spec is extensively documented with examples and even code you can use in a simulator to prove correctness. The RISCV spec is an amateurish document full of ambiguity, and their frequent response to clarifying this is “look at the sailfish implementation and do that”