I’m super skeptical of the recent wave of natural-language-to-hardware research. Even if this approach succeeds, it will only result in more Verilog. Verilog is an absurd, untenable language that routinely hides problems even when humans write it. https://www.sigarch.org/ai-in-chip-design-from-basic-tools-to-llms-and-ai-agents/